As computers become fastcr and more coinplcx, clock syntlicsis becomes critical. Duc to tlic rclaiively slower bus clacks cornparcd Io die processor, it is neccssary 10 usc plme-locked loops (PLL) for multiplication and plme aligning of the clocks.
be arranged in scrics or parallel and can be on a scparate chip or integrated into another chip. The coinputcr a$ a synchronous systcin implies Illat cach replicated (synlliesixd) clock lus a known pllase and frequcncy relationship to its rcference. This makcs tlic phase rclationsliip (pliasc error) an iinportant paraincter in chpto-chip coininunicatictn. Also since chips have an upper frqucncy limit to wluch they operate, knowing Uic frequency distribution is imperative. Thew phase and frequcncy errors are known as jitter. Jitter is the inain parametcr dint any simulator should be ablc to predict, There arc several diffcrent siniiilalors used in industry for PLL The variables el and e2 keep track of the statc and cdgcs of tlic PFD. At timc 0, thc first rising edge is stored in el and t l m it waits for the first rising edgc on tlie other input before it outputs tlie pluse, If tliere is no rising edge on thc othcr input, then it must step Lhc correct frequency sourco until a rising edge occiim. Tliis is the purpose of the ivhik loops. Figure 4 shows a statc machine that illustrates the logic. Figure 5 shows the codc that performs thcsc functions. 
A. Basic Lock Simulation
The first test was to make sure the PLL would lock phase and hqucncy. Figure 7 shows the first 400 cycles of a PLL simulation on a plot of pcriod vs. cycle. This is a typical dsunpencd sine wavc response. Vie parameters could bc adjustcd to give various natural frequcncies and dampcning factors. The "jaggedness" of tlic line in they dircction is jittcr once thc loop is lockcd.
B. Existing Modcl Corrclatlon
Another way to validate llic simulator's behavior is to make sure it is obeying the sdomain equations relatively well. It wili never matcb exactly due to the "digital" nature of tlie PFD 121. Tlic frquency of the oscillation c m be measured to calculate the natural frequency, Using the basic PLL loop cquations, the simulation results agrce with the calculalcd parameters.
C. Advanccd Applications
Now that the basic comparisons Ilave been presented, we consider more complex cxamplcs. Spread sptrum clocking is becoming more popular in computer systems due to the higlicr frcqucncies and power 151, Tlie challenging a s p 3 to performing spread spectrum simulations is that thc simulations have to be run for thousands of cycles because of the low modulation frequency. Also, spread spectrum clocks contain m y frequency components duc to the shape of the waveform, Figure 8 shows the cyclcgraph for a typical spread spcclrutn clock.
When mdyzing a I'LL whose reference is a sprcad swtruin clock, it is important to makc sure the PLL's loop bandwidth is suflicicrit to track the modulation. 
D. Hartlwarc Corrclation
A simulator is not inucli value unlcss it predicts Ihi c bcbavior of working hardware. Figure 11 is a period 
